Transactions on High-Performance Embedded Architectures and Compilers II
Transactions on High-Performance Embedded Architectures and Compilers II [electronic resource] /
edited by Per Stenström, David Whalley.
- 1st ed. 2009.
- XIV, 327 p. online resource.
- Transactions on High-Performance Embedded Architectures and Compilers, 5470 1864-3078 ; .
- Transactions on High-Performance Embedded Architectures and Compilers, 5470 .
Special Section on High-Performance Embedded Architectures and Compilers -- Recruiting Decay for Dynamic Power Reduction in Set-Associative Caches -- Compiler-Assisted Memory Encryption for Embedded Processors -- Branch Predictor Warmup for Sampled Simulation through Branch History Matching -- Data Cache Techniques to Save Power and Deliver High Performance in Embedded Systems -- Combining Edge Vector and Event Counter for Time-Dependent Power Behavior Characterization -- Regular Papers -- Accurate Instruction Pre-scheduling in Dynamically Scheduled Processors -- Fetch Gating Control through Speculative Instruction Window Weighting -- Fast Code Generation for Embedded Processors with Aliased Heterogeneous Registers -- Linux Kernel Compaction through Cold Code Swapping -- Complexity Effective Bypass Networks -- A Context-Parameterized Model for Static Analysis of Execution Times -- Reexecution and Selective Reuse in Checkpoint Processors -- Compiler Support for Code Size Reduction Using a Queue-Based Processor -- Power-Aware Bus Coscheduling for Periodic Realtime Applications Running on Multiprocessor SoC -- Performance Characterization for the Implementation of Content Addressable Memories Based on Parallel Hashing Memories.
Transactions on HiPEAC aims at the timely dissemination of research contributions in computer architecture and compilation methods for high-performance embedded computer systems. Recognizing the convergence of embedded and general-purpose computer systems, this journal publishes original research on systems targeted at specific computing tasks as well as systems with broad application bases. The scope of the journal therefore covers all aspects of computer architecture, code generation and compiler optimization methods of interest to researchers and practitioners designing future embedded systems. This second issue contains 15 papers carefully reviewed and selected out of 31 submissions and is divided into two sections. The first section contains extended versions of the top five papers from the 2nd International Conference on High-Performance Embedded Architectures and Compilers (HiPEAC 2007) held in Ghent, Belgium, in January 2007. The second section consists of ten papers covering topics such as microarchitecture, memory systems, code generation, and performance modeling.
9783642009044
10.1007/978-3-642-00904-4 doi
Computer programming.
Computer networks .
Computer systems.
Computer arithmetic and logic units.
Microprocessors.
Computer architecture.
Computer input-output equipment.
Programming Techniques.
Computer Communication Networks.
Computer System Implementation.
Arithmetic and Logic Structures.
Processor Architectures.
Input/Output and Data Communications.
QA76.6-76.66
005.11
Special Section on High-Performance Embedded Architectures and Compilers -- Recruiting Decay for Dynamic Power Reduction in Set-Associative Caches -- Compiler-Assisted Memory Encryption for Embedded Processors -- Branch Predictor Warmup for Sampled Simulation through Branch History Matching -- Data Cache Techniques to Save Power and Deliver High Performance in Embedded Systems -- Combining Edge Vector and Event Counter for Time-Dependent Power Behavior Characterization -- Regular Papers -- Accurate Instruction Pre-scheduling in Dynamically Scheduled Processors -- Fetch Gating Control through Speculative Instruction Window Weighting -- Fast Code Generation for Embedded Processors with Aliased Heterogeneous Registers -- Linux Kernel Compaction through Cold Code Swapping -- Complexity Effective Bypass Networks -- A Context-Parameterized Model for Static Analysis of Execution Times -- Reexecution and Selective Reuse in Checkpoint Processors -- Compiler Support for Code Size Reduction Using a Queue-Based Processor -- Power-Aware Bus Coscheduling for Periodic Realtime Applications Running on Multiprocessor SoC -- Performance Characterization for the Implementation of Content Addressable Memories Based on Parallel Hashing Memories.
Transactions on HiPEAC aims at the timely dissemination of research contributions in computer architecture and compilation methods for high-performance embedded computer systems. Recognizing the convergence of embedded and general-purpose computer systems, this journal publishes original research on systems targeted at specific computing tasks as well as systems with broad application bases. The scope of the journal therefore covers all aspects of computer architecture, code generation and compiler optimization methods of interest to researchers and practitioners designing future embedded systems. This second issue contains 15 papers carefully reviewed and selected out of 31 submissions and is divided into two sections. The first section contains extended versions of the top five papers from the 2nd International Conference on High-Performance Embedded Architectures and Compilers (HiPEAC 2007) held in Ghent, Belgium, in January 2007. The second section consists of ten papers covering topics such as microarchitecture, memory systems, code generation, and performance modeling.
9783642009044
10.1007/978-3-642-00904-4 doi
Computer programming.
Computer networks .
Computer systems.
Computer arithmetic and logic units.
Microprocessors.
Computer architecture.
Computer input-output equipment.
Programming Techniques.
Computer Communication Networks.
Computer System Implementation.
Arithmetic and Logic Structures.
Processor Architectures.
Input/Output and Data Communications.
QA76.6-76.66
005.11