Computer Systems: Architectures, Modeling, and Simulation (Record no. 184643)

MARC details
000 -LEADER
fixed length control field 06672nam a22006375i 4500
001 - CONTROL NUMBER
control field 978-3-540-27776-7
003 - CONTROL NUMBER IDENTIFIER
control field DE-He213
005 - DATE AND TIME OF LATEST TRANSACTION
control field 20240423130049.0
007 - PHYSICAL DESCRIPTION FIXED FIELD--GENERAL INFORMATION
fixed length control field cr nn 008mamaa
008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION
fixed length control field 121227s2004 gw | s |||| 0|eng d
020 ## - INTERNATIONAL STANDARD BOOK NUMBER
International Standard Book Number 9783540277767
-- 978-3-540-27776-7
024 7# - OTHER STANDARD IDENTIFIER
Standard number or code 10.1007/b98714
Source of number or code doi
050 #4 - LIBRARY OF CONGRESS CALL NUMBER
Classification number QA75.5-76.95
072 #7 - SUBJECT CATEGORY CODE
Subject category code UYA
Source bicssc
072 #7 - SUBJECT CATEGORY CODE
Subject category code COM014000
Source bisacsh
072 #7 - SUBJECT CATEGORY CODE
Subject category code UYA
Source thema
082 04 - DEWEY DECIMAL CLASSIFICATION NUMBER
Classification number 004.0151
Edition number 23
245 10 - TITLE STATEMENT
Title Computer Systems: Architectures, Modeling, and Simulation
Medium [electronic resource] :
Remainder of title Third and Fourth International Workshop, SAMOS 2003 and SAMOS 2004, Samos, Greece, July 21-23, 2003 and July 19-21, 2004, Proceedings /
Statement of responsibility, etc edited by Andy Pimentel, Stamatis Vassiliadis.
250 ## - EDITION STATEMENT
Edition statement 1st ed. 2004.
264 #1 -
-- Berlin, Heidelberg :
-- Springer Berlin Heidelberg :
-- Imprint: Springer,
-- 2004.
300 ## - PHYSICAL DESCRIPTION
Extent XIV, 566 p.
Other physical details online resource.
336 ## -
-- text
-- txt
-- rdacontent
337 ## -
-- computer
-- c
-- rdamedia
338 ## -
-- online resource
-- cr
-- rdacarrier
347 ## -
-- text file
-- PDF
-- rda
490 1# - SERIES STATEMENT
Series statement Lecture Notes in Computer Science,
International Standard Serial Number 1611-3349 ;
Volume number/sequential designation 3133
505 0# - FORMATTED CONTENTS NOTE
Formatted contents note SAMOS III – Reconfigurable Computing -- The Molen Programming Paradigm -- Loading ??-Code: Design Considerations -- RAMPASS: Reconfigurable and Advanced Multi-processing Architecture for Future Silicon Systems -- Basic OS Support for Distributed Reconfigurable Hardware -- A Cost-Efficient RISC Processor Platform for Real Time Audio Applications -- Customising Processors: Design-Time and Run-Time Opportunities -- Intermediate Level Components for Reconfigurable Platforms -- Performance Estimation of Streaming Media Applications for Reconfigurable Platforms -- SAMOS III – Architectures and Implementation -- CoDeL: Automatically Synthesizing Network Interface Controllers -- Performance and Power Evaluation of Clustered VLIW Processors with Wide Functional Units -- An Optimized Flow for Designing High-Speed, Large-Scale CMOS ASIC SoCs -- Register-Based Permutation Networks for Stride Permutations -- A Family of Accelerators for Matrix-Vector Arithmetics Based on High-Radix Multiplier Structures -- Metrics for Digital Signal Processing Architectures Characterization: Remanence and Scalability -- Virtual Architecture Mapping: A SystemC Based Methodology for Architectural Exploration of System-on-Chip Designs -- SAMOS III – Compilers, System Modeling, and Simulation -- Comparison of Data Dependence Analysis Tests -- MOUSE: A Shortcut from Matlab Source to SIMD DSP Assembly Code -- High-Level Energy Estimation for ARM-Based SOCs -- IDF Models for Trace Transformations: A Case Study in Computational Refinement -- Systems, Architectures, Modeling, and Simulation 2004 (SAMOS IV) -- Programming Extremely Flexible Platforms -- SAMOS IV – Reconfigurable Computing -- The Virtex II ProTM MOLEN Processor -- Reconfigurable Hardware for a Scalable Wavelet Video Decoder and Its Performance Requirements.-Design Space Exploration for Configurable Architectures and the Role of Modeling, High-Level Program Analysis and Learning Techniques -- Modeling Loop Unrolling: Approaches and Open Issues -- Self-loop Pipelining and Reconfigurable Dataflow Arrays -- Architecture Exploration for 3G Telephony Applications Using a Hardware–Software Prototyping Platform -- Embedded Context Aware Hardware Component Generation for Dataflow System Exploration -- On the (Re-)Use of IP-Components in Re-configurable Platforms -- Customising Hardware Designs for Elliptic Curve Cryptography -- Dynamic Hardware Reconfigurations: Performance Impact for MPEG2 -- Compiler and System Techniques for soc Distributed Reconfigurable Accelerators -- SAMOS IV – Architectures and Implementation -- Design Space Exploration with Automatic Selection of SW and HW for Embedded Applications -- On Enhancing SIMD-Controlled DSPs for Performing Recursive Filtering -- Memory Bandwidth Requirements of Tile-Based Rendering -- Using CoDeL to Rapidly Prototype Network Processsor Extensions -- Synchronous Transfer Architecture (STA) -- Generated DSP Cores for Implementation of an OFDM Communication System -- A Novel Data-Path for Accelerating DSP Kernels -- Scalable FFT Processors and Pipelined Butterfly Units -- Scalable Instruction-Level Parallelism -- A Low-Power Multithreaded Processor for Baseband Communication Systems -- Initial Evaluation of Multimedia Extensions on VLIW Architectures -- HIBI v.2 Communication Network for System-on-Chip -- SAMOS IV – System Modeling, and Simulation -- DIF: An Interchange Format for Dataflow-Based Design Tools -- Scalable and Modular Scheduling -- Early ISS Integration into Network-on-Chip Designs -- Cycle Accurate Simulation Model Generation for SoC Prototyping -- Modeling Instruction Semantics in ADLProcessor Descriptions for C Compiler Retargeting -- A Communication-Centric Design Flow for HIBI-Based SoCs -- Performance Analysis of SoC Communication by Application of Deterministic and Stochastic Petri Nets -- Communication Optimization in Compaan Process Networks -- Analysis of Dataflow Programs with Interval-Limited Data-Rates -- High-Speed Event-Driven RTL Compiled Simulation -- A High-Level Programming Paradigm for SystemC -- Power, Performance and Area Exploration for Data Memory Assignment of Multimedia Applications -- Constraints Derivation and Propagation for Large-Scale Embedded Systems Exploration.
650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name as entry element Computer science.
650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name as entry element Computers.
650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name as entry element Microprocessors.
650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name as entry element Computer architecture.
650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name as entry element Computer networks .
650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name as entry element Electronic digital computers
General subdivision Evaluation.
650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name as entry element Computer systems.
650 14 - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name as entry element Theory of Computation.
650 24 - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name as entry element Computer Hardware.
650 24 - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name as entry element Processor Architectures.
650 24 - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name as entry element Computer Communication Networks.
650 24 - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name as entry element System Performance and Evaluation.
650 24 - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name as entry element Computer System Implementation.
700 1# - ADDED ENTRY--PERSONAL NAME
Personal name Pimentel, Andy.
Relator term editor.
Relator code edt
-- http://id.loc.gov/vocabulary/relators/edt
700 1# - ADDED ENTRY--PERSONAL NAME
Personal name Vassiliadis, Stamatis.
Relator term editor.
Relator code edt
-- http://id.loc.gov/vocabulary/relators/edt
710 2# - ADDED ENTRY--CORPORATE NAME
Corporate name or jurisdiction name as entry element SpringerLink (Online service)
773 0# - HOST ITEM ENTRY
Title Springer Nature eBook
776 08 - ADDITIONAL PHYSICAL FORM ENTRY
Display text Printed edition:
International Standard Book Number 9783540223771
776 08 - ADDITIONAL PHYSICAL FORM ENTRY
Display text Printed edition:
International Standard Book Number 9783662179482
830 #0 - SERIES ADDED ENTRY--UNIFORM TITLE
Uniform title Lecture Notes in Computer Science,
-- 1611-3349 ;
Volume number/sequential designation 3133
856 40 - ELECTRONIC LOCATION AND ACCESS
Uniform Resource Identifier <a href="https://doi.org/10.1007/b98714">https://doi.org/10.1007/b98714</a>
912 ## -
-- ZDB-2-SCS
912 ## -
-- ZDB-2-SXCS
912 ## -
-- ZDB-2-LNC
912 ## -
-- ZDB-2-BAE
942 ## - ADDED ENTRY ELEMENTS (KOHA)
Koha item type eBooks-CSE-Springer

No items available.

© 2024 IIIT-Delhi, library@iiitd.ac.in