Correct Hardware Design and Verification Methods (Record no. 188628)
[ view plain ]
| 000 -LEADER | |
|---|---|
| fixed length control field | 06432nam a22006015i 4500 |
| 001 - CONTROL NUMBER | |
| control field | 978-3-540-44798-6 |
| 003 - CONTROL NUMBER IDENTIFIER | |
| control field | DE-He213 |
| 005 - DATE AND TIME OF LATEST TRANSACTION | |
| control field | 20240423132521.0 |
| 007 - PHYSICAL DESCRIPTION FIXED FIELD--GENERAL INFORMATION | |
| fixed length control field | cr nn 008mamaa |
| 008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION | |
| fixed length control field | 121227s2001 gw | s |||| 0|eng d |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
| International Standard Book Number | 9783540447986 |
| -- | 978-3-540-44798-6 |
| 024 7# - OTHER STANDARD IDENTIFIER | |
| Standard number or code | 10.1007/3-540-44798-9 |
| Source of number or code | doi |
| 050 #4 - LIBRARY OF CONGRESS CALL NUMBER | |
| Classification number | QA76.9.S88 |
| 072 #7 - SUBJECT CATEGORY CODE | |
| Subject category code | UYD |
| Source | bicssc |
| 072 #7 - SUBJECT CATEGORY CODE | |
| Subject category code | COM011000 |
| Source | bisacsh |
| 072 #7 - SUBJECT CATEGORY CODE | |
| Subject category code | UYD |
| Source | thema |
| 082 04 - DEWEY DECIMAL CLASSIFICATION NUMBER | |
| Classification number | 004.2 |
| Edition number | 23 |
| 245 10 - TITLE STATEMENT | |
| Title | Correct Hardware Design and Verification Methods |
| Medium | [electronic resource] : |
| Remainder of title | 11th IFIP WG 10.5 Advanced Research Working Conference, CHARME 2001 Livingston, Scotland, UK, September 4-7, 2001 Proceedings / |
| Statement of responsibility, etc | edited by Tiziana Margaria, Tom Melham. |
| 250 ## - EDITION STATEMENT | |
| Edition statement | 1st ed. 2001. |
| 264 #1 - | |
| -- | Berlin, Heidelberg : |
| -- | Springer Berlin Heidelberg : |
| -- | Imprint: Springer, |
| -- | 2001. |
| 300 ## - PHYSICAL DESCRIPTION | |
| Extent | XII, 488 p. |
| Other physical details | online resource. |
| 336 ## - | |
| -- | text |
| -- | txt |
| -- | rdacontent |
| 337 ## - | |
| -- | computer |
| -- | c |
| -- | rdamedia |
| 338 ## - | |
| -- | online resource |
| -- | cr |
| -- | rdacarrier |
| 347 ## - | |
| -- | text file |
| -- | |
| -- | rda |
| 490 1# - SERIES STATEMENT | |
| Series statement | Lecture Notes in Computer Science, |
| International Standard Serial Number | 1611-3349 ; |
| Volume number/sequential designation | 2144 |
| 505 0# - FORMATTED CONTENTS NOTE | |
| Formatted contents note | Invited Contributions -- View from the Fringe of the Fringe -- Hardware Synthesis Using SAFL and Application to Processor Design -- FMCAD 2000 -- Applications of Hierarchical Verification in Model Checking -- Model Checking 1 -- Pruning Techniques for the SAT-Based Bounded Model Checking Problem -- Heuristics for Hierarchical Partitioning with Application to Model Checking -- Short Papers 1 -- Efficient Reachability Analysis and Refinement Checking of Timed Automata Using BDDs -- Deriving Real-Time Programs from Duration Calculus Specifications -- Reproducing Synchronization Bugs with Model Checking -- Formally-Based Design Evaluation -- Clocking Issues -- Multiclock Esterel -- Register Transformations with Multiple Clock Domains -- Temporal Properties of Self-Timed Rings -- Short Papers 2 -- Coverability Analysis Using Symbolic Model Checking -- Specifying Hardware Timing with ET-Lotos -- Formal Pipeline Design -- Verification of Basic Block Schedules Using RTL Transformations -- Joint Session with TPHOLs -- Parameterized Verification of the FLASH Cache Coherence Protocol by Compositional Model Checking -- Proof Engineering in the Large: Formal Verification of Pentium®4 Floating-Point Divider -- Hardware Compilation -- Towards Provably-Correct Hardware Compilation Tools Based on Pass Separation Techniques -- A Higher-Level Language for Hardware Synthesis -- Tools -- Hierarchical Verification Using an MDG-HOL Hybrid Tool -- Exploiting Transition Locality in Automatic Verification -- Efficient Debugging in a Formal Verification Environment -- Model Checking 2 -- Using Combinatorial Optimization Methods for Quantification Scheduling -- Net Reductions for LTL Model-Checking -- Component Verification -- Formal Verification of the VAMP Floating Point Unit -- A Specification Methodology by a Collection ofCompact Properties as Applied to the Intel® Itanium™ Processor Bus Protocol -- The Design and Verification of a Sorter Core -- Case Studies -- Refinement-Based Formal Verification of Asynchronous Wrappers for Independently Clocked Domains in Systems on Chip -- Using Abstract Specifications to Verify PowerPC™ Custom Memories by Symbolic Trajectory Evaluation -- Algorithm Verification -- Formal Verification of Conflict Detection Algorithms -- Induction-Oriented Formal Verification in Symmetric Interconnection Networks -- A Framework for Microprocessor Correctness Statements -- Duration Calculus -- From Operational Semantics to Denotational Semantics for Verilog -- Efficient Verification of a Class of Linear Hybrid Automata Using Linear Programming. |
| 520 ## - SUMMARY, ETC. | |
| Summary, etc | This volume contains the proceedings of CHARME 2001, the Eleventh Advanced Research Working Conference on Correct Hardware Design and Veri?cation Methods. CHARME 2001 is the 11th in a series of working conferences devoted to the development and use of leading-edge formal techniques and tools for the design and veri?cation of hardware and hardware-like systems. Previous events in the ‘CHARME’ series were held in Bad Herrenalb (1999), Montreal (1997), Frankfurt (1995), Arles (1993), and Torino (1991). This series of meetings has been organized in cooperation with IFIP WG 10.5 and WG 10.2. Prior meetings, stretching backto the earliest days of formal hardware veri?cation, were held under various names in Miami (1990), Leuven (1989), Glasgow (1988), Grenoble (1986), Edinburgh (1985), and Darmstadt (1984). The convention is now well-established whereby the European CHARME conference alternates with its biennial counterpart, the International Conference on Formal Methods in Computer-Aided Design (FMCAD), which is held on even-numbered years in the USA. The conference tookplace during 4–7 September 2001 at the Institute for System Level Integration in Livingston, Scotland. It was co-hosted by the - stitute and the Department of Computing Science of Glasgow University and co-sponsored by the IFIP TC10/WG10.5 Working Group on Design and En- neering of Electronic Systems. CHARME 2001 also included a scienti?c session and social program held jointly with the 14th International Conference on Th- rem Proving in Higher Order Logics (TPHOLs), which was co-located in nearby Edinburgh. |
| 650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM | |
| Topical term or geographic name as entry element | Computer systems. |
| 650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM | |
| Topical term or geographic name as entry element | Computer science. |
| 650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM | |
| Topical term or geographic name as entry element | Software engineering. |
| 650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM | |
| Topical term or geographic name as entry element | Computers. |
| 650 14 - SUBJECT ADDED ENTRY--TOPICAL TERM | |
| Topical term or geographic name as entry element | Computer System Implementation. |
| 650 24 - SUBJECT ADDED ENTRY--TOPICAL TERM | |
| Topical term or geographic name as entry element | Theory of Computation. |
| 650 24 - SUBJECT ADDED ENTRY--TOPICAL TERM | |
| Topical term or geographic name as entry element | Software Engineering. |
| 650 24 - SUBJECT ADDED ENTRY--TOPICAL TERM | |
| Topical term or geographic name as entry element | Computer Hardware. |
| 650 24 - SUBJECT ADDED ENTRY--TOPICAL TERM | |
| Topical term or geographic name as entry element | Computer Science Logic and Foundations of Programming. |
| 700 1# - ADDED ENTRY--PERSONAL NAME | |
| Personal name | Margaria, Tiziana. |
| Relator term | editor. |
| Relator code | edt |
| -- | http://id.loc.gov/vocabulary/relators/edt |
| 700 1# - ADDED ENTRY--PERSONAL NAME | |
| Personal name | Melham, Tom. |
| Relator term | editor. |
| Relator code | edt |
| -- | http://id.loc.gov/vocabulary/relators/edt |
| 710 2# - ADDED ENTRY--CORPORATE NAME | |
| Corporate name or jurisdiction name as entry element | SpringerLink (Online service) |
| 773 0# - HOST ITEM ENTRY | |
| Title | Springer Nature eBook |
| 776 08 - ADDITIONAL PHYSICAL FORM ENTRY | |
| Display text | Printed edition: |
| International Standard Book Number | 9783540425410 |
| 776 08 - ADDITIONAL PHYSICAL FORM ENTRY | |
| Display text | Printed edition: |
| International Standard Book Number | 9783662199329 |
| 830 #0 - SERIES ADDED ENTRY--UNIFORM TITLE | |
| Uniform title | Lecture Notes in Computer Science, |
| -- | 1611-3349 ; |
| Volume number/sequential designation | 2144 |
| 856 40 - ELECTRONIC LOCATION AND ACCESS | |
| Uniform Resource Identifier | <a href="https://doi.org/10.1007/3-540-44798-9">https://doi.org/10.1007/3-540-44798-9</a> |
| 912 ## - | |
| -- | ZDB-2-SCS |
| 912 ## - | |
| -- | ZDB-2-SXCS |
| 912 ## - | |
| -- | ZDB-2-LNC |
| 912 ## - | |
| -- | ZDB-2-BAE |
| 942 ## - ADDED ENTRY ELEMENTS (KOHA) | |
| Koha item type | eBooks-CSE-Springer |
No items available.