Amazon cover image
Image from Amazon.com

Analog IC Placement Generation via Neural Networks from Unlabeled Data [electronic resource] /

By: Contributor(s): Material type: TextTextSeries: SpringerBriefs in Applied Sciences and TechnologyPublisher: Cham : Springer International Publishing : Imprint: Springer, 2020Edition: 1st ed. 2020Description: XIII, 87 p. 68 illus., 39 illus. in color. online resourceContent type:
  • text
Media type:
  • computer
Carrier type:
  • online resource
ISBN:
  • 9783030500610
Subject(s): Additional physical formats: Printed edition:: No title; Printed edition:: No titleDDC classification:
  • 006.31 23
LOC classification:
  • Q325.5-.7
Online resources:
Contents:
Introduction -- Related Work: Machine Learning and Electronic Design Automation -- Unlabeled Data and Artificial Neural Networks -- Placement Loss: Placement Constraints Description and Satisfiability Evaluation -- Experimental Results in Industrial Case Studies -- Conclusions. .
In: Springer Nature eBookSummary: In this book, innovative research using artificial neural networks (ANNs) is conducted to automate the placement task in analog integrated circuit layout design, by creating a generalized model that can generate valid layouts at push-button speed. Further, it exploits ANNs’ generalization and push-button speed prediction (once fully trained) capabilities, and details the optimal description of the input/output data relation. The description developed here is chiefly reflected in two of the system’s characteristics: the shape of the input data and the minimized loss function. In order to address the latter, abstract and segmented descriptions of both the input data and the objective behavior are developed, which allow the model to identify, in newer scenarios, sub-blocks which can be found in the input data. This approach yields device-level descriptions of the input topology that, for each device, focus on describing its relation to every other device in the topology. By means of thesedescriptions, an unfamiliar overall topology can be broken down into devices that are subject to the same constraints as a device in one of the training topologies. In the experimental results chapter, the trained ANNs are used to produce a variety of valid placement solutions even beyond the scope of the training/validation sets, demonstrating the model’s effectiveness in terms of identifying common components between newer topologies and reutilizing the acquired knowledge. Lastly, the methodology used can readily adapt to the given problem’s context (high label production cost), resulting in an efficient, inexpensive and fast model. .
Tags from this library: No tags from this library for this title. Log in to add tags.
Star ratings
    Average rating: 0.0 (0 votes)
No physical items for this record

Introduction -- Related Work: Machine Learning and Electronic Design Automation -- Unlabeled Data and Artificial Neural Networks -- Placement Loss: Placement Constraints Description and Satisfiability Evaluation -- Experimental Results in Industrial Case Studies -- Conclusions. .

In this book, innovative research using artificial neural networks (ANNs) is conducted to automate the placement task in analog integrated circuit layout design, by creating a generalized model that can generate valid layouts at push-button speed. Further, it exploits ANNs’ generalization and push-button speed prediction (once fully trained) capabilities, and details the optimal description of the input/output data relation. The description developed here is chiefly reflected in two of the system’s characteristics: the shape of the input data and the minimized loss function. In order to address the latter, abstract and segmented descriptions of both the input data and the objective behavior are developed, which allow the model to identify, in newer scenarios, sub-blocks which can be found in the input data. This approach yields device-level descriptions of the input topology that, for each device, focus on describing its relation to every other device in the topology. By means of thesedescriptions, an unfamiliar overall topology can be broken down into devices that are subject to the same constraints as a device in one of the training topologies. In the experimental results chapter, the trained ANNs are used to produce a variety of valid placement solutions even beyond the scope of the training/validation sets, demonstrating the model’s effectiveness in terms of identifying common components between newer topologies and reutilizing the acquired knowledge. Lastly, the methodology used can readily adapt to the given problem’s context (high label production cost), resulting in an efficient, inexpensive and fast model. .

There are no comments on this title.

to post a comment.
© 2024 IIIT-Delhi, library@iiitd.ac.in