System-On-A-Chip verification : methodology and techniques
Material type: TextPublication details: Boston, MA : Kluwer Academic Publishers, ©2001.Description: xx, 372 p. : ill. ; 25 cmISBN:- 9780792372790
- 621.395 21 RAS-S
- QA76.9.S88 R37 2001
Item type | Current library | Collection | Call number | Status | Notes | Date due | Barcode | Item holds |
---|---|---|---|---|---|---|---|---|
Books | IIITD General Stacks | Electronics and Communication Engineering | 621.395 RAS-S (Browse shelf(Opens below)) | Available | Gifted by Dr. G.S. Visweswaran | G01146 |
Total holds: 0
Browsing IIITD shelves, Shelving location: General Stacks, Collection: Electronics and Communication Engineering Close shelf browser (Hides shelf browser)
621.395 RAF-F Fundamentals of digital logic and microcomputer design | 621.395 RAJ-V VLSI design | 621.395 RAM-D Digital VLSI systems design : | 621.395 RAS-S System-On-A-Chip verification : | 621.395 ROY-L Low-power CMOS VLSI circuit design | 621.395 SAC-D Defect-oriented testing for nano-metric CMOS VLSI circuits | 621.395 SAS-S Switching theory for logic synthesis |
Includes bibliographical references and index.
There are no comments on this title.