000 00922nam a22002657a 4500
003 IIITD
005 20221125110035.0
008 220520b xxu||||| |||| 00| 0 eng d
040 _aIIITD
082 _aREF CSE 2022
100 _aSinha, Mitali
245 _aPerformance-aware design-space optimization and attack mitigation for emerging heterogeneous architectures
_cby Mitali Sinha, Sujay Deb (Advisor)
260 _aNew Delhi :
_bIIIT-Delhi,
_c©2022
300 _axv, 121 p. :
_bill. ;
_c29 cm.
500 _aThis thesis includes bibliographical references
650 _aHeterogeneous system-on-chip
650 _aDesign space optimization
650 _aAccelerator-rich system
650 _aExperimental evaluation
650 _aMachine learning
650 _aData-flow aware
700 _aDeb, Sujay
_eAdvisor
856 _uhttps://shodhganga.inflibnet.ac.in/handle/10603/420231
942 _2ddc
_cTH
999 _c157300
_d157300