000 04241nam a22005295i 4500
001 978-3-030-49636-4
003 DE-He213
005 20240423125048.0
007 cr nn 008mamaa
008 200803s2020 sz | s |||| 0|eng d
020 _a9783030496364
_9978-3-030-49636-4
024 7 _a10.1007/978-3-030-49636-4
_2doi
050 4 _aTK7867-7867.5
072 7 _aTJFC
_2bicssc
072 7 _aTEC008010
_2bisacsh
072 7 _aTJFC
_2thema
082 0 4 _a621.3815
_223
100 1 _aGolshan, Khosrow.
_eauthor.
_4aut
_4http://id.loc.gov/vocabulary/relators/aut
245 1 4 _aThe Art of Timing Closure
_h[electronic resource] :
_bAdvanced ASIC Design Implementation /
_cby Khosrow Golshan.
250 _a1st ed. 2020.
264 1 _aCham :
_bSpringer International Publishing :
_bImprint: Springer,
_c2020.
300 _aXIX, 204 p. 46 illus.
_bonline resource.
336 _atext
_btxt
_2rdacontent
337 _acomputer
_bc
_2rdamedia
338 _aonline resource
_bcr
_2rdacarrier
347 _atext file
_bPDF
_2rda
505 0 _aChapter 1. Introduction -- Chapter 2. Design Implementation Data Structures and Settings -- Chapter 3. Design Constraints Development -- Chapter 4. Multiple Modes and Multiple Corners Development -- Chapter 5. Concurrent Floor Planning and Placement -- Chapter 6. Placement and Timing Analysis -- Chapter 7. Clock Tree Synthesis and Timing Analysis -- Chapter 8. Detail Route and Timing, Power Analysis -- Chapter 9. Final Route and Timing Closure in all Modes and Corners -- Chapter 10. Functional and Physical Verification.
520 _aThe Art of Timing Closure is written using a hands-on approach to describe advanced concepts and techniques using Multi-Mode Multi-Corner (MMMC) for an advanced ASIC design implementation. It focuses on the physical design, Static Timing Analysis (STA), formal and physical verification. The scripts in this book are based on Cadence® Encounter System™. However, if the reader uses a different EDA tool, that tool’s commands are similar to those shown in this book. The topics covered are as follows: Data Structures Multi-Mode Multi-Corner Analysis Design Constraints Floorplan and Timing Placement and Timing Clock Tree Synthesis Final Route and Timing Design Signoff Rather than go into great technical depth, the author emphasizes short, clear descriptions which are implemented by references to authoritative manuscripts. It is the goal of this book to capture the essence of physical design and timing analysis at each stage of the physical design, and to show the reader that physical design and timing analysis engineering should be viewed as a single area of expertise. This book is intended for anyone who is involved in ASIC design implementation -- starting from physical design to final design signoff. Target audiences for this book are practicing ASIC design implementation engineers and students undertaking advanced courses in ASIC design. Provides readers with a hands-on, step-by-step approach to solving physical design and timing closure problems faced in designing for today’s advanced technology nodes; Helps ASIC designers to be conversant with all aspects of ASIC design implementation stages including advance node device processes and libraries, place-and-route and verification; Enables improvement of so called “RTL-to-GDS” cycle time, by incorporating Multiple Mode Multiple Corner (MMMC) timing closure techniques in every step of physical design. .
650 0 _aElectronic circuits.
650 0 _aMicroprocessors.
650 0 _aComputer architecture.
650 0 _aElectronics.
650 1 4 _aElectronic Circuits and Systems.
650 2 4 _aProcessor Architectures.
650 2 4 _aElectronics and Microelectronics, Instrumentation.
710 2 _aSpringerLink (Online service)
773 0 _tSpringer Nature eBook
776 0 8 _iPrinted edition:
_z9783030496357
776 0 8 _iPrinted edition:
_z9783030496371
776 0 8 _iPrinted edition:
_z9783030496388
856 4 0 _uhttps://doi.org/10.1007/978-3-030-49636-4
912 _aZDB-2-SCS
912 _aZDB-2-SXCS
942 _cSPRINGER
999 _c173793
_d173793