000			05002nam a22006375i 4500
001			978-3-540-28641-7
003			DE-He213
005			20240423125652.0
007			cr nn 008mamaa
008			100715s2005 gw | s |||| 0|eng d
020			_a9783540286417 _9978-3-540-28641-7
024	7		_a10.1007/b104218 _2doi
050		4	_aTK7800-8360
072		7	_aTJF _2bicssc
072		7	_aTEC008000 _2bisacsh
072		7	_aTJF _2thema
082	0	4	_a621.381 _223
245	1	0	_aPower-Aware Computer Systems _h[electronic resource] : _bThird International Workshop, PACS 2003, San Diego, CA, USA, December 1, 2003, Revised Papers / _cedited by Babak Falsafi, T. N. Vijaykumar.
250			_a1st ed. 2005.
264		1	_aBerlin, Heidelberg : _bSpringer Berlin Heidelberg : _bImprint: Springer, _c2005.
300			_aX, 215 p. _bonline resource.
336			_atext _btxt _2rdacontent
337			_acomputer _bc _2rdamedia
338			_aonline resource _bcr _2rdacarrier
347			_atext file _bPDF _2rda
490	1		_aLecture Notes in Computer Science, _x1611-3349 ; _v3164
505	0		_aCompilers -- Runtime Biased Pointer Reuse Analysis and Its Application to Energy Efficiency -- Inter-program Compilation for Disk Energy Reduction -- Embedded Systems -- Energy Consumption in Mobile Devices: Why Future Systems Need Requirements–Aware Energy Scale-Down -- Efficient Scratchpad Allocation Algorithms for Energy Constrained Embedded Systems -- Online Prediction of Battery Lifetime for Embedded and Mobile Devices -- Synchroscalar: Initial Lessons in Power-Aware Design of a Tile-Based Embedded Architecture -- Heterogeneous Wireless Network Management -- Microarchitectural Techniques -- “Look It Up” or “Do the Math”: An Energy, Area, and Timing Analysis of Instruction Reuse and Memoization -- CPU Packing for Multiprocessor Power Reduction -- Exploring the Potential of Architecture-Level Power Optimizations -- Coupled Power and Thermal Simulation with Active Cooling -- Cache and Memory Systems -- The Synergy Between Power-Aware Memory Systems and Processor Voltage Scaling -- Hot-and-Cold: Using Criticality in the Design of Energy-Efficient Caches -- PARROT: Power Awareness Through Selective Dynamically Optimized Traces.
520			_aWelcome to the proceedings of the 3rd Power-Aware Computer Systems (PACS 2003) Workshop held in conjunction with the 36th Annual International Symposium on Microarchitecture (MICRO-36). The increase in power and - ergy dissipation in computer systems has begun to limit performance and has also resulted in higher cost and lower reliability. The increase also implies - ducedbatterylifeinportablesystems.Becauseofthemagnitudeoftheproblem, alllevelsofcomputersystems,includingcircuits,architectures,andsoftware,are being employed to address power and energy issues. PACS 2003 was the third workshop in its series to explore power- and energy-awareness at all levels of computer systems and brought together experts from academia and industry. These proceedings include 14 research papers, selected from 43 submissions, spanningawidespectrumofareasinpower-awaresystems.Wehavegrouped the papers into the following categories: (1) compilers, (2) embedded systems, (3) microarchitectures, and (4) cache and memory systems. The ?rst paper on compiler techniques proposes pointer reuse analysis that is biased by runtime information (i.e., the targets of pointers are determined based on the likelihood of their occurrence at runtime) to map accesses to ener- e?cient memory access paths (e.g., avoid tag match). Another paper proposes compiling multiple programs together so that disk accesses across the programs can be synchronized to achieve longer sleep times in disks than if the programs are optimized separately.
650		0	_aElectronics.
650		0	_aComputer systems.
650		0	_aComputer engineering.
650		0	_aComputer networks .
650		0	_aComputers.
650		0	_aOperating systems (Computers).
650		0	_aElectrical engineering.
650	1	4	_aElectronics and Microelectronics, Instrumentation.
650	2	4	_aComputer System Implementation.
650	2	4	_aComputer Engineering and Networks.
650	2	4	_aComputer Hardware.
650	2	4	_aOperating Systems.
650	2	4	_aElectrical and Electronic Engineering.
700	1		_aFalsafi, Babak. _eeditor. _4edt _4http://id.loc.gov/vocabulary/relators/edt
700	1		_aVijaykumar, T. N. _eeditor. _4edt _4http://id.loc.gov/vocabulary/relators/edt
710	2		_aSpringerLink (Online service)
773	0		_tSpringer Nature eBook
776	0	8	_iPrinted edition: _z9783540240310
776	0	8	_iPrinted edition: _z9783540805847
830		0	_aLecture Notes in Computer Science, _x1611-3349 ; _v3164
856	4	0	_uhttps://doi.org/10.1007/b104218
912			_aZDB-2-SCS
912			_aZDB-2-SXCS
912			_aZDB-2-LNC
942			_cSPRINGER
999			_c180451 _d180451