000 03121nam a22006375i 4500
001 978-3-540-47954-3
003 DE-He213
005 20240423132505.0
007 cr nn 008mamaa
008 121227s1999 gw | s |||| 0|eng d
020 _a9783540479543
_9978-3-540-47954-3
024 7 _a10.1007/3-540-47954-6
_2doi
050 4 _aQA76.76.O63
072 7 _aUL
_2bicssc
072 7 _aCOM046000
_2bisacsh
072 7 _aUL
_2thema
082 0 4 _a005.43
_223
245 1 0 _aJob Scheduling Strategies for Parallel Processing
_h[electronic resource] :
_bIPPS/SPDP'99 Workshop, JSSPP'99, San Juan, Puerto Rico, April 16, 1999, Proceedings /
_cedited by Dror G. Feitelson, Larry Rudolph.
250 _a1st ed. 1999.
264 1 _aBerlin, Heidelberg :
_bSpringer Berlin Heidelberg :
_bImprint: Springer,
_c1999.
300 _aVIII, 244 p.
_bonline resource.
336 _atext
_btxt
_2rdacontent
337 _acomputer
_bc
_2rdamedia
338 _aonline resource
_bcr
_2rdacarrier
347 _atext file
_bPDF
_2rda
490 1 _aLecture Notes in Computer Science,
_x1611-3349 ;
_v1659
505 0 _aScheduling for Parallel Supercomputing: A Historical Perspective of Achievable Utilization -- On the Design and Evaluation of Job Scheduling Algorithms -- Comparing Logs and Models of Parallel Workloads Using the Co-plot Method -- Benchmarks and Standards for the Evaluation of Parallel Job Schedulers -- The Effect of Correlating Quantum Allocation and Job Size for Gang Scheduling -- Scheduling on AP/Linux for Fine and Coarse Grain Parallel Processes -- Job Re-packing for Enhancing the Performance of Gang Scheduling -- Process Tracking for Parallel Job Control -- The Legion Resource Management System -- Scheduling a Metacomputer with Uncooperative Sub-schedulers -- Using Run-Time Predictions to Estimate Queue Wait Times and Improve Scheduler Performance -- Deterministic Batch Scheduling without Static Partitioning.
650 0 _aOperating systems (Computers).
650 0 _aComputer programming.
650 0 _aComputer systems.
650 0 _aAlgorithms.
650 0 _aMicroprocessors.
650 0 _aComputer architecture.
650 0 _aLogic design.
650 1 4 _aOperating Systems.
650 2 4 _aProgramming Techniques.
650 2 4 _aComputer System Implementation.
650 2 4 _aAlgorithms.
650 2 4 _aProcessor Architectures.
650 2 4 _aLogic Design.
700 1 _aFeitelson, Dror G.
_eeditor.
_4edt
_4http://id.loc.gov/vocabulary/relators/edt
700 1 _aRudolph, Larry.
_eeditor.
_4edt
_4http://id.loc.gov/vocabulary/relators/edt
710 2 _aSpringerLink (Online service)
773 0 _tSpringer Nature eBook
776 0 8 _iPrinted edition:
_z9783540666769
776 0 8 _iPrinted edition:
_z9783662173770
830 0 _aLecture Notes in Computer Science,
_x1611-3349 ;
_v1659
856 4 0 _uhttps://doi.org/10.1007/3-540-47954-6
912 _aZDB-2-SCS
912 _aZDB-2-SXCS
912 _aZDB-2-LNC
912 _aZDB-2-BAE
942 _cSPRINGER
999 _c188318
_d188318