000 | 03235nam a22006135i 4500 | ||
---|---|---|---|
001 | 978-3-540-69577-6 | ||
003 | DE-He213 | ||
005 | 20240423132523.0 | ||
007 | cr nn 008mamaa | ||
008 | 121227s1997 gw | s |||| 0|eng d | ||
020 |
_a9783540695776 _9978-3-540-69577-6 |
||
024 | 7 |
_a10.1007/3-540-63475-4 _2doi |
|
050 | 4 | _aTK7885-7895 | |
050 | 4 | _aTK5105.5-5105.9 | |
072 | 7 |
_aUK _2bicssc |
|
072 | 7 |
_aCOM067000 _2bisacsh |
|
072 | 7 |
_aUK _2thema |
|
082 | 0 | 4 |
_a621.39 _223 |
082 | 0 | 4 |
_a004.6 _223 |
245 | 1 | 0 |
_aFormal Hardware Verification _h[electronic resource] : _bMethods and Systems in Comparison / _cedited by Thomas Kropf. |
250 | _a1st ed. 1997. | ||
264 | 1 |
_aBerlin, Heidelberg : _bSpringer Berlin Heidelberg : _bImprint: Springer, _c1997. |
|
300 |
_aXII, 376 p. _bonline resource. |
||
336 |
_atext _btxt _2rdacontent |
||
337 |
_acomputer _bc _2rdamedia |
||
338 |
_aonline resource _bcr _2rdacarrier |
||
347 |
_atext file _bPDF _2rda |
||
490 | 1 |
_aLecture Notes in Computer Science, _x1611-3349 ; _v1287 |
|
505 | 0 | _aSymbolic trajectory evaluation -- Automated verification with abstract state machines using multiway decision graphs -- Design verification using Synchronized Transitions -- Hardware verification using PVS -- Verifying VHDL designs with COSPAN -- The C@S system: Combining proof strategies for system verification -- Appendix: The common book examples. | |
520 | _aThis state-of-the-art monograph presents a coherent survey of a variety of methods and systems for formal hardware verification. It emphasizes the presentation of approaches that have matured into tools and systems usable for the actual verification of nontrivial circuits. All in all, the book is a representative and well-structured survey on the success and future potential of formal methods in proving the correctness of circuits. The various chapters describe the respective approaches supplying theoretical foundations as well as taking into account the application viewpoint. By applying all methods and systems presented to the same set of IFIP WG10.5 hardware verification examples, a valuable and fair analysis of the strenghts and weaknesses of the various approaches is given. | ||
650 | 0 | _aComputer engineering. | |
650 | 0 | _aComputer networks . | |
650 | 0 | _aComputers. | |
650 | 0 | _aComputer science. | |
650 | 0 | _aMachine theory. | |
650 | 1 | 4 | _aComputer Engineering and Networks. |
650 | 2 | 4 | _aComputer Hardware. |
650 | 2 | 4 | _aComputer Science Logic and Foundations of Programming. |
650 | 2 | 4 | _aFormal Languages and Automata Theory. |
700 | 1 |
_aKropf, Thomas. _eeditor. _4edt _4http://id.loc.gov/vocabulary/relators/edt |
|
710 | 2 | _aSpringerLink (Online service) | |
773 | 0 | _tSpringer Nature eBook | |
776 | 0 | 8 |
_iPrinted edition: _z9783540634751 |
776 | 0 | 8 |
_iPrinted edition: _z9783662174937 |
830 | 0 |
_aLecture Notes in Computer Science, _x1611-3349 ; _v1287 |
|
856 | 4 | 0 | _uhttps://doi.org/10.1007/3-540-63475-4 |
912 | _aZDB-2-SCS | ||
912 | _aZDB-2-SXCS | ||
912 | _aZDB-2-LNC | ||
912 | _aZDB-2-BAE | ||
942 | _cSPRINGER | ||
999 |
_c188671 _d188671 |