000 00281 a2200085 4500
020 _a1523364025
100 _aDonald Thomas
245 _aLogic Design and Verification Using SystemVerilog (Revised)
260 _bCreateSpace Independent Publishing Platform; Revised edition (March 1, 2016)
999 _c25348
_d25348