Introduction to VLSI design flow
Material type: TextPublication details: New York : Cambridge University Press, ©2023Description: xxiv, 689 p. 24 cmISBN:- 9781009200813
- 621.395 SAU-I
Item type | Current library | Collection | Call number | Status | Date due | Barcode | Item holds | Course reserves |
---|---|---|---|---|---|---|---|---|
Books | IIITD General Stacks | Electronics and Communication Engineering | 621.395 SAU-I (Browse shelf(Opens below)) | Checked out | 09/10/2024 | 013081 | ||
Books | IIITD General Stacks | Electronics and Communication Engineering | 621.395 SAU-I (Browse shelf(Opens below)) | Available | 013087 | |||
Books | IIITD General Stacks | Electronics and Communication Engineering | 621.395 SAU-I (Browse shelf(Opens below)) | Available | 013082 | |||
Books | IIITD General Stacks | Electronics and Communication Engineering | 621.395 SAU-I (Browse shelf(Opens below)) | Available | 013083 | |||
Books | IIITD General Stacks | Electronics and Communication Engineering | 621.395 SAU-I (Browse shelf(Opens below)) | Available | 013086 | |||
Books | IIITD General Stacks | Electronics and Communication Engineering | 621.395 SAU-I (Browse shelf(Opens below)) | Available | 013079 | |||
Books | IIITD General Stacks | Electronics and Communication Engineering | 621.395 SAU-I (Browse shelf(Opens below)) | Checked out | 09/10/2024 | 013078 | ||
Books | IIITD General Stacks | Electronics and Communication Engineering | 621.395 SAU-I (Browse shelf(Opens below)) | Checked out | 09/10/2024 | 013080 | ||
Books | IIITD General Stacks | Electronics and Communication Engineering | 621.395 SAU-I (Browse shelf(Opens below)) | Available | 013084 | |||
Books | IIITD General Stacks | Electronics and Communication Engineering | 621.395 SAU-I (Browse shelf(Opens below)) | Checked out | 14/10/2024 | 013085 | ||
Books | IIITD General Stacks | Electronics and Communication Engineering | 621.395 SAU-I (Browse shelf(Opens below)) | Checked out | 21/10/2024 | 012807 | ||
Books | IIITD General Stacks | Electronics and Communication Engineering | 621.395 SAU-I (Browse shelf(Opens below)) | Checked out | 09/10/2024 | 012806 | ||
Books | IIITD Reference | Electronics and Communication Engineering | REF 621.395 SAU-I (Browse shelf(Opens below)) | Not for loan | 012021 | |||
Books | IIITD General Stacks | Electronics and Communication Engineering | 621.395 SAU-I (Browse shelf(Opens below)) | Checked out | 15/10/2024 | 012020 |
Browsing IIITD shelves, Shelving location: General Stacks, Collection: Electronics and Communication Engineering Close shelf browser (Hides shelf browser)
621.395 SAS-S Switching theory for logic synthesis | 621.395 SAU-I Introduction to VLSI design flow | 621.395 SAU-I Introduction to VLSI design flow | 621.395 SAU-I Introduction to VLSI design flow | 621.395 SAU-I Introduction to VLSI design flow | 621.395 SAU-I Introduction to VLSI design flow | 621.395 SAU-I Introduction to VLSI design flow |
This book includes an index.
Part I. Overview of VLSI Design Flow: Chapter 1. Foundation Chapter 2. Introduction to Integrated Circuits Chapter 3. Pre-RTL Methodologies Chapter 4. RTL to GDS Implementation Flow Chapter 5. Verification Techniques Chapter 6. Testing Techniques Chapter 7. Post-GDS Processes Part II. Logic Design: Chapter 8. Modeling Hardware using Verilog Chapter 9. Simulation-based Verification Chapter 10. RTL Synthesis Chapter 11. Formal Verification, Chapter 12. Logic Optimization Chapter 13. Technology Library Chapter 14. Static Timing Analysis Chapter 15. Constraints Chapter 16. Technology Mapping Chapter 17. Timing-driven Optimizations Chapter 18. Power Analysis Chapter 19. Power-driven Optimizations Part III. Design for Testability (DFT): Chapter 20. Basics of DFT Chapter 21. Scan Design Chapter 22. Automatic Test Pattern Generation (ATPG) Chapter 23. Built-in Self-test (BIST) Part IV. Physical Design: Chapter 24. Basic Concepts for Physical Design Chapter 25. Chip Planning Chapter 26. Placement Chapter 27. Clock Tree Synthesis (CTS) Chapter 28. Routing Chapter 29. Physical Verification and Signoff Chapter 30. Post-silicon Validation.
There are no comments on this title.